

Product Features


Frequency: 2.0GHz ~ 2.4GHz Gain: 18.6dB@2.2GHz Psat: 47.8dBm@2.2GHz PAE: 62.9%@2.2GHz V_{DD} Supply Voltage 28V, I_{DQ} 300mA Package: PJ (metal package)



General Description

The BRGF024050PJG is an internally matched power amplifier fabricated by GaN HEMT process. The product adopts 28V Supply Voltage at the drain and has high power added efficiency. Thanks to the internal matching design, users can use only a small number of periphery components in the system, the product is packaged with metal ceramic shell, with good reliability. Compact and easy to install for commercial and special communication application.

Functional Block Diagram



Ordering Information

Part Number	Package	Description
BRGF024050PJG	РJ	2.0 GHz to 2.4 GHz
		Internal Matched PA

Application

Power Amplification Stage for Wireless Infrastructure Test and Measurement Equipment Universal Transmitters and Jammers



Absolute Maximum Ratings

Parameters	Values
Gate drain breakdown voltage (BV _{DG})	100V
Gate pressure range (V_{GG})	-6 to 0V
Drain current (I _D)	6A
Gate current (I _G)	14mA
Continuous dissipated power (P _D)	75W
Continuous wave input power (P _{IN})	35dBm
Channel temperature (T _{CH})	275 °C
Mounting temperature (30 seconds)	245 °C

Note: The absolute maximum rating indicates the limit value that the device can withstand, exceeding the absolute maximum rating may cause permanent damage to the device. Working under absolute maximum rating conditions for a long period of time will affect the reliability of the device. Please pay attention to good heat dissipation under high temperature operation.

Recommended Working Conditions

Parameters	Values
Drain voltage (V _{DD})	+28V
Drain static current (I _{DQ})	300mA
Gate voltage (V _{GG})	2.4 V
Channel temperature (T _{CH})	225 °C
Continuous dissipated power CW (P _D)	62W(25°C)
Storage temperature	-65°C ~ +150°C
Operating temperature	-55°C ~ +85°C

Note: Power amplifier tube electrical specifications are tested under specified test conditions. Electrical performance is not guaranteed when the test specifications are exceeded.



Impedance Mismatch

Markers	Parameters	Тур.
VSWR	Impedance Mismatch	5:1
VSWK	Ruggedness	5.1

Test conditions: DEMO board test, = T_A 25°C,

 V_{DD} =+28V, I_{DQ} =300mA, Freq=2GHz, CW wave, =50W

Pouttest;

Thermal parameters

Parameters	Test Conditions	Value	Units
Thermal	DC bias tested at	3.3	°C/W
resistance (θ_{JC})	85 ° C case	5.5	C/W

Note: θ_{JC} to measure the thermal resistance to the

bottom of the tube housing;

ESD Warnings



ELECTROSTATIC SENSITIVE DEVICE OBSERVE HANDLING PRECAUTIONS

博瑞集信




RF Features: Evaluation Board (2.0GHz ~ 2.4GHz) Test Data

Parameters	Тур.			Units		
Frequency	2000	2100	2200	2300	2400	MHz
Gain	16.3	17.8	18.6	18.9	18.8	dB
Small Signal Input Return	-10.4	-11.9	-12.2	-13.0	-16.0	dB
Drain Current @P _{sat}	3.65	3.30	3.30	3.10	2.92	А
Output Power @P _{sat}	47.20	47.80	47.80	47.80	47.20	dBm
Power Gain @P _{sat}	13.0	15.0	15.0	14.8	14.5	dB
PAE@P _{sat}	48.53	62.49	62.86	66.73	61.09	%
Test Conditions: Temp =+25°CV _{DD} , =+28V, = I_{DQ} 300mA, CW test;						


Note: defined as the saturation P_{sat}power output by the evaluation board;

Typical Performance (Evaluation board: 2.0GHz~2.4GHz, Temp=+25°C, V_{DD}=+28V, I_{DQ}=300mA, CW wave test)



Input Return, Gain vs Freq

Saturation power, Efficiency vs Freq



20

15

10

5

47.5

34

32

30

12

14

16

18

Gain

45.0

Efficiency

Output powe

30

32

26

28

nput power (dBm)

Pout vs pin@2.3GHz

8

6

4

2

0 └─ 30.0

32.5

35.0

37.5

Output power (dBm)


Gain, Efficiency, vs Pout@2.3 GHz

40.0


42.5



Typical Application Schematic



Assembly Diagram




Bill of Material

Reference Designato	e Designato Package Size Value		Part Number	
C5,C3	0603	33pF	GQM1875C2E330FB12#	
R1	0805	30ohm	CRT0805-FX-30R0ELF	
C4	0805	100pF	VJ0805D101JXPAJ	
C8	0805	39pF	VJ0805D390JXPQJHT	
C1,C6	C1,C6 1206		GRM31CC72A475KE11#	
C7	1210	10uF	GRM32EC72A106KE05#	



Pin Configuration and Description



Pin Number	Pin Name	Description
1	V _{GG} /RFin	Gate, gate voltage regulation, RF signal 50Ω system input
2	V _{DD} /RFout	Drain, drain voltage input, RF power signal 50Ω system output
- Package Base	Device housing, to be welded or well coated on the bottom Mount to the heat dissipation	
	and ground network substrate to ensure good heat dissipation and RF grounding	

Power-on Sequence

- 1. Set the gate voltage (V_{GG}) to -5V;
- 2. Set drain voltage (V_{DD}) to +28V, current limit 6A;
- 3. Turn on the gate voltage;
- 4. Turn on drain voltage;

Power-off Sequence

- 1. Turn off the RF signal.
- 2. Reduce the gate voltage (V_{GG}) to -5V;
- 3. Turn off the drain Supply Voltage voltage;
- 4. Turn off the gate Supply Voltage voltage;
- 5. Increase the gate voltage (V_{GG}), so that the drain


current is 300mA;

6. Input RF signal;

Note: When the circuit is designed, the bias voltage needs to have a timing protection circuit to ensure that it is fully powered on and then added, and ensure that it is reduced to below 5V when powered off before starting to power off; $V_{GG}V_{DD}V_{DD}V_{GG}E$ specially in TDD Application, gate Supply Voltage decoupling capacitors need to be rigorously evaluated to meet switching speed requirements.



Package Dimensions (mm)



Recommended Soldering Temperature Profile

