

Product Features

Frequency: DC ~ 6GHz

Gain: 18.4dB@1.3GHz

Psat: 42.1dBm@1.3GHz

PAE: 47.5%(Pout=42.1dBm, 1.3GHz)

Operation Voltage: 28V, I_{DQ} 200mA


Package: PD (ceramic seal)



General Description

The BRGM060015PD is an wideband power amplifier designed using the GaN HEMT process to achieves 15W (41.8dBm) output in the DC to 6GHz with a power efficiency of 47.5%.The power amplifier has the characteristics of high efficiency, high gain and wide bandwidth. This makes the product has a strong application ability in both linear and compressed amplifier circuits, and also simplifies link design and related heat consumption management.

Functional Block Diagram



Applications

- Power Amplification Stage for Wireless Infrastructure
- Test and Measurement Equipment
- Commercial and Military Radars
- Universal Transmitters and Jammers

Ordering Information

Part Number	Package	Description
BRGM060015PD	PD	DC ~ 6GHz 15W GaN Transistor

Absolute Maximum Ratings

Parameters	Values
Gate Drain Breakdown Voltage (BV_{DG})	100V
Gate Voltage Range (V_{GG})	-6 to 0V
Drain Current (I_D)	2.1 A
Gate Current (I_G)	4mA
Continuous dissipated power (P_D)	29W
Channel Temperature (T_{CH})	275 °C
Mounting Temperature (30 seconds)	245 °C

Note: Operation of this device outside the parameter ranges given above may cause permanent damage. These are stress ratings only, and functional operation of the device at these conditions is not implied. Please pay attention to good heat dissipation under high temperature operation.

Recommended Operating Conditions

Parameters	Values
Drain Voltage (V_{DD})	+28V (Typ)
Drain Static Current (I_{DQ})	200mA (Typ)
Gate Voltage (V_{GG})	-2.35V (Typ)
Channel Temperature (T_{CH})	225 ° C (Max)
Continuous Dissipated Power CW (P_D)	25W (Max)
Storage Temperature	-65°C ~ +150°C
Operating Temperature	-55°C ~ +85°C

Note: The electrical specifications of power amplifier tubes are tested under specified test conditions. Electrical performance is not guaranteed when the test specifications are exceeded.

博瑞集信

Impedance Mismatch

Markers	Parameters	Typ.
VSWR	Impedance Mismatch Ruggedness	5:1

Test Conditions: DEMO board test, $T_A=25^{\circ}\text{C}$, $V_{DD}=+28\text{V}$,

$I_{DQ}=200\text{mA}$, $F_{re}=1\text{GHz}$, CW wave, $P_{out}=15\text{W}$

Thermal Parameters

Parameters	Test Conditions	Value	Units
Thermal resistance (θ_{jc})	DC at 85°C case	5.6	$^{\circ}\text{C}/\text{W}$
Channel temperature (T_{ch})		225	$^{\circ}\text{C}$

Note: θ_{jc} For measuring the thermal resistance to the bottom of the package.




ESD WARNING



ELECTROSTATIC SENSITIVE DEVICE
OBSERVE HANDLING PRECAUTIONS

Radio Frequency Features (Load Pull Data)



Optimum Power Matching

Load Pull Data -- Optimum Power Matching							
Parameters	Typ.						Units
Frequency	1000	2000	3000	4000	5000	6000	MHz
Z_{source}	$4.21 + j * 16.42$	$2.58 + j * 2.39$	$2.73 * 7.16 j$	$3.64 * 13.01 j$	$1.6 * 18.74 j$	$1 - j * 5.26$	Ω
Z_{load}	$34.08 * 1.49 j$	$13.8 * 5.12 j$	$16.37 * 6.37 j$	$12.98 * 10.79 j$	$14.61 * 19.38 j$	$10.62 * 8.73 j$	Ω
$I_D @ P_{sat}$	0.74	1.3	1.23	1.09	1.07	1.15	A
Output P_{sat}	42.36	42.88	43.09	42.47	43	43.15	dBm
PAE@ P_{sat}	82.41	52.33	56.56	54.08	65.8	61.69	%
Gain @ P_{sat}	23.59	17.63	13.85	12.31	11.4	13.7	dB
Test Conditions: Temp=+25°C, V_{DD} =+28V, I_{DQ} =200mA, CW wave test;							



Optimum efficiency matching
Load Pull Data -- Best Efficiency Matching

Parameters	Typ.						Units
	1000	2000	3000	4000	5000	6000	
Frequency	1000	2000	3000	4000	5000	6000	MHz
Z_{source}	$4.21 + j * 16.42$	$2.58 + j * 2.39$	$2.73 * 7.16 j$	$3.64 * 13.01 j$	$1.6 * 18.74 j$	$1 - j * 5.26$	Ω
Z_{load}	$33.25 + j * 6.03$	$20.73 + j *$ 20.27	$7.77 + j * 9.12$	$7.91 * 4.31 j$	$8.76 * 11.92 j$	$10.62 * 8.73 j$	Ω
$I_D @ P_{sat}$	0.68	0.55	0.49	0.68	0.94	0.76	A
Output P_{sat}	42.22	40.97	40.19	41.18	42.5	41.5	dBm
PAE@ P_{sat}	87.37	80.15	73.55	65.67	69.2	66.5	%
Gain @ P_{sat}	23.17	17.52	14.27	13.44	12	13.7	dB
Test Conditions: Temp =+25°C, V_{DD} =+28V, I_{DQ} =200mA, CW wave test;							





Load Pull Smith

power amplifier typically displays different RF input and output characteristics in a specific impedance environment. due to their own characteristics. The impedance of the device here is the peripheral RF impedance of the amplifier or the impedance of the Load-Pull system rather than the impedance of the amplifier itself. The relevant impedance points can be selected and designed by referring to the contours of Smith circle diagram to ensure the high power and high efficiency of the amplifie



High Impedance Circle Diagram of 1GHz

High Impedance Circle Diagram of 2GHz




High Impedance Circle Diagram for 3GHz

High Impedance Circle Diagram for 4GHz


Notes:

1. The central impedance of the Smith circle diagram above is $Z_0=10\Omega$;
2. The contour interval of the red line P_{out} in the Smith circle diagram is 0.3dB, and the PAE interval is 5%;
3. The test conditions are: $V_{DD}=28V$, $I_{DQ}=200mA$, $Temp=+25^\circ C$, CW wave test;


Typical Performance (Load Pull data, $V_{DD}=+28V$, $V_{DD}=200mA I_{DQ}$, Temp= $+25^{\circ}C$, CW)




Gain, PEA and P_{out} @1GHz




Gain, PEA and P_{out} @2GHz




Gain, PEA and P_{out} @3GHz



Gain, PEA and P_{out} @4GHz



Gain, PEA and P_{out} @5GHz



Gain, PEA and P_{out} @6GHz

RF Characteristics (Evaluation Board Data)
Evaluation Board (0.9GHz ~ 2.2GHz) Test Data

Parameters	Typ.						Units
	900	1000	1300	1500	2000	2200	
Frequency	900	1000	1300	1500	2000	2200	MHz
Gain	20.5	19.6	18.4	17.5	17.6	16.6	dB
Small Signal Input Return Loss	-13.1	-9.3	-7.4	-6.6	-8.4	-6.6	dB
Drain Current @P _{sat}	0.93	1.02	1.14	1.18	1.11	0.93	A
Output Power @P _{sat}	41.4	41.9	42.1	42.0	41.6	41.3	dBm
Output Power @P _{sat}	13.8	15.5	16.2	15.9	14.5	13.5	W
PAE@P _{sat}	50.7	51.5	47.5	44.2	43.6	47.7	%
Gain @P _{sat}	13.2	13.3	11.8	10.9	12.2	11.1	dB

 Test Conditions: Temp =25°C, V_{DD}=+28V, I_{DQ}=200mA, CW ;



 Note:P_{sat} defined as the maximum power output of the evaluation board;

Wide Voltage Characteristics (Evaluation Board Data)
Evaluation Board (0.9GHz ~ 2.0GHz) Test Data

Parameters	Typ.				Units
	900	1200	1600	2000	
Frequency	900	1200	1600	2000	MHz
Output Power @P _{sat}	41.9	42.6	42.5	41.3	dBm
Output Power @P _{sat}	15.4	18.1	17.8	13.5	W
Drain Current @P _{sat}	0.91	1.23	1.23	0.92	A
PAE@P _{sat}	53.1	46.0	45.5	45.9	%
Gain @P _{sat}	25.0	19.2	18.1	17.1	dB



 Test Conditions: Temp =25°C, V_{DD}=+32V, I_{DQ}=200mA, CW;

Typical Performance (Evaluation Board Data: 0.9GHz-2.2GHz, $V_{DD} = +28V$, $I_{DQ} = 200mA$, Temp=+25°C, CW)





Standing wave, Gain vs. Freq

Saturation Gain, Psat, PEA vs. Freq




Gain, PAE vs. P_{out} (1GHz)

P_{out} vs. P_{in} (1GHz)




Gain, PAE vs. P_{out} (2GHz)

P_{out} vs. P_{in} (2GHz)

PCB Evaluation Board

Bill of Material

Number	Designator	Description	Package	Quantity
1	C4,C7,C8	CAP,10uF,100VDC	C1210	3
2	C3	CAP,4.7nF, 50VDC	C0603	1
3	C2	CAP,30pF,50VDC	C0603	1
4	C1	CAP,18pF,50VDC,	C0603	1
5	R1	RES,820hm,	R0603	1
6	R2	RES,300hm,	R0603	1
7	C5	CAP,1pF,100VDC,	C0603	1
8	C6,C13	CAP,820pF,100VDC,	C0603	2
9	C9	CAP,5pF,50VDC,	C0603	1
10	C10,C11	CAP,560pF,50VDC,	C0603	2
11	C12	CAP,2pF,50VDC,	C0603	1
12	C14	CAP,470pF,100VDC,	C1206	1
13	L1	IND, 5.1 nH,	L0603	1
14	L2	IND, 8.2 nH,	L0603	1

Pin Configuration and Description



Pin Number	Pin Name	Description
1	RFout/V _{DD}	Drain voltage / RF Output matched to 50 ohms;
2	RFin/V _{GG}	Gate voltage / RF Input matched to 50 ohms;
-	Package Base	Source connected to ground;

Power-on Sequence


1. Set the grid voltage (V_{GG}) to -5V
2. Set drain voltage (V_{DD}) to +28V, current limit 1.5A;
3. Turn on the grid voltage;
4. Turn on drain voltage;
5. Increase the gate voltage (V_{GG}) so that the drain current is 200mA;
6. Input RF signal;

Power-off Sequence

1. Turn off the RF signal;
2. Reduce the grid voltage (V_{GG}) to -5V;
3. Turn off the drain Supply Voltage voltage;
4. Turn off the grid Supply Voltage voltage;

Note: : In circuit design, bias voltage under-voltage protection is needed with timing protection circuits to ensure that V_{GG} is fully powered up before V_{DD} is applied, and that V_{DD} is lowered to below 5V before V_{GG} is powered down, especially in T_{DD} applications. The gate driving decoupling capacitor needs to be carefully evaluated to meet the switching speed requirements.

Package Dimensions (mm)



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	3.042	3.195	3.448
A1	1.52	1.57	1.62
A2	0.895	1.020	1.145
B	1.075	1.20	1.325
C	0.115	0.125	0.135
D	4.975	5.100	5.225
D1	4.775	4.900	5.025
E	7.50	8.00	8.50
E1	3.975	4.100	4.225
E2	3.775	3.900	4.025
a	45°		

Recommended Soldering Temperature Profile

